




F I G. 6




F I G. 7




## FIG. 8









## FIG. 11





FIG. 12



Display Data Signal Output 32 Internal Display Data Signal Line for this Chip Internal Display Data Signal Line for the Transfer to next Chip 31 Operation Circuit Control Signal (M) for AC Driving — Data Inversion-Signal Input Clock Signal Display Data Signal Input

FIG. 13

FIG. 14






FIG. 15 Clock Signal Input Data Signal Input C1 E1 F1 D1 at Control Signal (M) for AC Driving is 0 E1 A 1 C1 D1 at Control Signal (M) for AC Driving is 1 C1 E1 **A**1 F 1 B1 D1 Ε FIG. 16 Clock Signal Input Data Signal Input **A1** C<sub>1</sub> E1 С F1 **B**1 D1 is 0 at Control Signal (M) for AC Driving C<sub>1</sub> E1 Α1 **B1** D<sub>1</sub> F 1 E1 A 1 C<sub>1</sub> A 1 (B 1 Data Signal Output at Control Signal (M) for AC Driving is 1 C1 E1 A 1 F1 **B1 D**1 E1 **A**1 C1 Data Signal Output








FIG. 20




FIG. 21






FIG. 22








FIG. 25




FIG. 26




FIG. 27




FIG. 28






FIG. 29








FIG. 32A Prior Art




FIG. 32B Prior Art

